Verified source routing for India job discovery.
Verified employer opening
Private Full Time

Analog IC Layout Engineer

NXP Semiconductors Seoul (Jung-gu), Korea, Republic of
Interested in this role? Apply on employer site Continue securely to the official employer careers portal. NextCareerWay never collects an application fee.
Source-first job page Review the role, company, location, and apply destination before leaving NextCareerWay.
Official apply destination No fee collected by NextCareerWay Verify details on employer page
Experience
Not specified
Qualification
Review official listing
Posted
02 Oct 2026
Closing date
Check source
Salary
Not disclosed

Job information

About this opportunity

Employer: NXP Semiconductors | Original listing

Quick summary

NXP Semiconductors Seoul (Jung-gu), Korea, Republic of Engineering Not specified

About the Team

NXP Semiconductors is seeking an Analog IC Layout Engineer to join the Central Layout Group serving the Power & Energy Business Line, with a primary focus on Automotive Power Solutions (APS).

The Central Layout Group delivers physical implementation expertise for complex mixed-signal and power management integrated circuits supporting multiple product lines worldwide. The team collaborates with Design, Verification, Package, Test and Product Engineering organizations across a global R&D network to develop next-generation automotive and industrial semiconductor solutions.

Role Summary

The successful candidate will contribute to the development of analog and mixed-signal integrated circuits, supporting physical implementation activities from block-level development through product integration. The role offers the opportunity to work within an international and multidisciplinary engineering environment.

Key Responsibilities

Layout Development

  • Develop Analog and Mixed-Signal layout blocks from schematic to tape-out
  • Support floorplanning and physical implementation activities
  • Optimize layouts for performance, matching, reliability and manufacturability
  • Contribute to top-level integration activities

Verification and Quality

  • Execute DRC, LVS, ERC and physical verification activities
  • Support parasitic extraction and post-layout analysis
  • Participate in design reviews and sign-off activities
  • Ensure high-quality layout deliveries following NXP methodologies

Cross-Functional Collaboration

  • Collaborate closely with Analog Design, Verification, Package, Test and Product Engineering teams
  • Support troubleshooting and problem-solving activities during product development
  • Contribute to continuous improvement of layout methodologies and best practices

Required Skills

  • Bachelor or Master Degree in Electrical Engineering, Electronics, Physics or Microelectronics
  • Knowledge of Analog IC Layout methodologies
  • Experience with Cadence Virtuoso Layout environment
  • Understanding of DRC/LVS verification concepts
  • Familiarity with Linux working environments
  • Strong analytical and problem-solving skills
  • Ability to collaborate effectively in multicultural and international teams
  • Fluent written and spoken English

Preferred Qualifications

  • Experience with Calibre, PVS or equivalent verification tools
  • Knowledge of CMOS, BCD or High Voltage technologies
  • Knowledge of Analog Mixed-Signal integrated circuits
  • Basic scripting skills (SKILL, Python, TCL or Shell)
  • Experience in automotive semiconductor development
  • Interest in layout automation and methodology improvements


More information about NXP in Korea...

#LI-29ec

Listing details

Employer
NXP Semiconductors
Location
Seoul (Jung-gu), Korea, Republic of
Structured address
Seoul (Jung-gu)
Category
Engineering
Base salary
Not disclosed
Valid through
Check official source
Reference
R-10066441
Apply safely Verify the employer domain and deadline before sharing personal information. Do not pay anyone for a recruitment opportunity.