Verified source routing for India job discovery.
Verified employer opening
Private Full Time

Lead PDN/EMIR Engineer

NXP Semiconductors Bangalore, Karnataka, India
Interested in this role? Apply on employer site Continue securely to the official employer careers portal. NextCareerWay never collects an application fee.
Source-first job page Review the role, company, location, and apply destination before leaving NextCareerWay.
Official apply destination No fee collected by NextCareerWay Verify details on employer page
Experience
Not specified
Qualification
Review official listing
Posted
25 Sep 2026
Closing date
Check source
Salary
Not disclosed

Job information

About this opportunity

Employer: NXP Semiconductors | Original listing

Quick summary

NXP Semiconductors Bangalore, Karnataka, India Engineering Not specified

Required Qualifications

  • B.Tech/M.Tech in Electronics, Electrical Engineering, VLSI, or related field.
  • 8+ years of experience in Physical Design, Power Integrity, or Signoff.

Key Responsibilities

Technical Skills:

  • Own full-chip and subsystem-level PDN signoff for complex SoCs.
  • Define PDN signoff criteria across project milestones.
  • Drive power integrity closure for functional, DFT, LBIST, capture, and stress modes.
  • Lead package-aware IR/EM analysis and chip-package co-optimization.
  • Define and review power grid architecture, bump planning, power switch strategy, and decap methodology.
  • Drive Vmin, peak EM, dynamic IR, and thermal-aware analysis.

Methodology & Innovation

  • Develop next-generation PDN signoff methodologies.
  • Automate PDN flows using TCL/Python/Shell.
  • Improve runtime, capacity, dashboarding, and regression infrastructure.
  • Collaborate with EDA vendors (Ansys/Cadence/Synopsys) for feature enhancements and tool debug.
  • Establish best practices and reusable signoff frameworks across projects.

Cross-Functional Collaboration

  • Work closely with Physical Design teams to drive PDN-aware floorplanning, placement, routing, and ECO solutions.
  • Partner with DFT teams to optimize pattern power and capture-mode reliability.
  • Collaborate with Package and Thermal teams on package RLC optimization and thermal correlation.
  • Support silicon bring-up, debug, and correlation of pre-silicon versus post-silicon measurements.

Project Execution

  • Provide technical risk assessment and mitigation plans.
  • Drive closure of critical PDN hotspots with minimal PPA impact.
  • Present signoff status to management and project stakeholders.
  • Ensure on-time delivery for tapeout milestones.
  • Lead reviews for high-risk blocks and top-level integrations.

People Leadership

  • Mentor engineers and PDN owners across multiple projects.
  • Define training content and technical roadmaps for the team.
  • Lead technical reviews and establish signoff governance.
  • Influence organizational PDN strategy and future technology direction.

#LI-DNI

Listing details

Employer
NXP Semiconductors
Location
Bangalore, Karnataka, India
Structured address
Bangalore, Karnataka, IN
Category
Engineering
Base salary
Not disclosed
Valid through
Check official source
Reference
R-10066221
Apply safely Verify the employer domain and deadline before sharing personal information. Do not pay anyone for a recruitment opportunity.